Sciweavers

16206 search results - page 3228 / 3242
» At Issue
Sort
View
HPCA
2012
IEEE
13 years 5 months ago
Staged Reads: Mitigating the impact of DRAM writes on DRAM reads
Main memory latencies have always been a concern for system performance. Given that reads are on the critical path for CPU progress, reads must be prioritized over writes. However...
Niladrish Chatterjee, Naveen Muralimanohar, Rajeev...
ISPD
2012
ACM
283views Hardware» more  ISPD 2012»
13 years 5 months ago
Low-power gated bus synthesis for 3d ic via rectilinear shortest-path steiner graph
In this paper, we propose a new approach for gated bus synthesis [16] with minimum wire capacitance per transaction in three-dimensional (3D) ICs. The 3D IC technology connects di...
Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, Shih-H...
SIGCSE
2012
ACM
282views Education» more  SIGCSE 2012»
13 years 5 months ago
Understanding the tenets of agile software engineering: lecturing, exploration and critical thinking
The use of agile principles and practices in software development is becoming a powerful force in today’s workplace. In our quest to develop better products, therefore, it is im...
Shvetha Soundararajan, Amine Chigani, James D. Art...
VEE
2012
ACM
238views Virtualization» more  VEE 2012»
13 years 5 months ago
Swift: a register-based JIT compiler for embedded JVMs
Code quality and compilation speed are two challenges to JIT compilers, while selective compilation is commonly used to tradeoff these two issues. Meanwhile, with more and more Ja...
Yuan Zhang, Min Yang, Bo Zhou, Zhemin Yang, Weihua...
VEE
2012
ACM
234views Virtualization» more  VEE 2012»
13 years 5 months ago
REEact: a customizable virtual execution manager for multicore platforms
With the shift to many-core chip multiprocessors (CMPs), a critical issue is how to effectively coordinate and manage the execution of applications and hardware resources to overc...
Wei Wang, Tanima Dey, Ryan W. Moore, Mahmut Aktaso...
« Prev « First page 3228 / 3242 Last » Next »