Sciweavers

3228 search results - page 129 / 646
» Basics of Compiler Design
Sort
View
VLSID
2002
IEEE
79views VLSI» more  VLSID 2002»
15 years 10 months ago
A Power Minimization Technique for Arithmetic Circuits by Cell Selection
As a basic cell of arithmetic circuits, a one-bit full adder and a counter are usually used. Minimizing power consumption of these components is a key issue for low-power circuit ...
Masanori Muroyama, Tohru Ishihara, Akihiko Hyodo, ...
ECAI
2000
Springer
15 years 2 months ago
On Efficiency of Learning: A Framework and Justification
Abstract. A conceptual framework, whose goal is the improvement of efficiency of machine learning, is presented. The framework is designed in a broader context of problem solver (P...
Jindrich Bucha
NETWORK
2006
190views more  NETWORK 2006»
14 years 10 months ago
A survey of transport protocols for wireless sensor networks
In this article we present a survey of transport protocols for Wireless Sensor Networks (WSNs). We first highlight several unique aspects of WSNs, and describe the basic design cr...
Chonggang Wang, Kazem Sohraby, Bo Li, Mahmoud Dane...
ASPDAC
2008
ACM
97views Hardware» more  ASPDAC 2008»
14 years 12 months ago
A Compiler-in-the-Loop framework to explore Horizontally Partitioned Cache architectures
Horizontally Partitioned Caches (HPCs) are a promising architectural feature to reduce the energy consumption of the memory subsystem. However, the energy reduction obtained using...
Aviral Shrivastava, Ilya Issenin, Nikil Dutt
CVPR
2010
IEEE
1208views Computer Vision» more  CVPR 2010»
15 years 6 months ago
Visual Tracking Decomposition
We propose a novel tracking algorithm that can work robustly in a challenging scenario such that several kinds of appearance and motion changes of an object occur at the same time....
Junseok Kwon (Seoul National University), Kyoung M...