Sciweavers

3456 search results - page 348 / 692
» Byte Code Engineering
Sort
View
CGO
2008
IEEE
15 years 11 months ago
Compiling for vector-thread architectures
Vector-thread (VT) architectures exploit multiple forms of parallelism simultaneously. This paper describes a compiler for the Scale VT architecture, which takes advantage of the ...
Mark Hampton, Krste Asanovic
COMPSAC
2008
IEEE
15 years 11 months ago
Transformation of Legacy Software into Client/Server Applications through Pattern-Based Rearchitecturing
In this article, we address the problem of modularizing legacy applications with monolithic structure, primarily focusing on business software written in an objectoriented program...
Sascha Hunold, Matthias Korch, Björn Krellner...
CSMR
2008
IEEE
15 years 11 months ago
Visual Detection of Design Anomalies
Design anomalies, introduced during software evolution, are frequent causes of low maintainability and low flexibility to future changes. Because of the required knowledge, an im...
Karim Dhambri, Houari A. Sahraoui, Pierre Poulin
CSSE
2008
IEEE
15 years 11 months ago
Designing and Verifying Communication Protocols Using Model Driven Architecture and Spin Model Checker
Abstract: The need of communication protocols in today’s environment increases as much as the network explores. Many new kinds of protocols, e.g. for information sharing, securit...
Prabhu Shankar Kaliappan, Hartmut Koenig, Vishnu K...
CSSE
2008
IEEE
15 years 11 months ago
Generation of Executable Representation for Processor Simulation with Dynamic Translation
Instruction-Set Simulators (ISS) are indispensable tools for studying new architectures. There are several alternatives to achieve instruction set simulation, such as interpretive...
Jiajia Song, HongWei Hao, Claude Helmstetter, Vani...