Sciweavers

254 search results - page 8 / 51
» CPU Inheritance Scheduling
Sort
View
ICPPW
2006
IEEE
15 years 3 months ago
Towards a Source Level Compiler: Source Level Modulo Scheduling
Modulo scheduling is a major optimization of high performance compilers wherein The body of a loop is replaced by an overlapping of instructions from different iterations. Hence ...
Yosi Ben-Asher, Danny Meisler
JNW
2008
106views more  JNW 2008»
14 years 9 months ago
Optimization of Job Schedule Model Based on Grid Environment
CPU utilization, throughput, turnaround time, waiting time, and response time are the factor to influence system performance. Every system uses different scheduling algorithms to a...
Homer Wu, Chong-Yen Lee, Wuu-Yee Chen, Tsang-Yean ...
ISLPED
2009
ACM
188views Hardware» more  ISLPED 2009»
15 years 4 months ago
Transaction-based adaptive dynamic voltage scaling for interactive applications
In an interactive embedded system, special task execution patterns and scheduling constraints exist due to frequent human-computer interactions. This paper proposes a transaction-...
Xia Zhao, Yao Guo, Xiangqun Chen
82
Voted
MM
1996
ACM
150views Multimedia» more  MM 1996»
15 years 1 months ago
Adaptive Rate-Controlled Scheduling for Multimedia Applications
We present a framework for integrated scheduling of continuous media (CM) and other applications. The framework, called ARC scheduling, consists of a rate-controlled on-line CPU sc...
David K. Y. Yau, Simon S. Lam
ISCA
2012
IEEE
279views Hardware» more  ISCA 2012»
12 years 12 months ago
Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems
When multiple processor (CPU) cores and a GPU integrated together on the same chip share the off-chip main memory, requests from the GPU can heavily interfere with requests from t...
Rachata Ausavarungnirun, Kevin Kai-Wei Chang, Lava...