Sciweavers

869 search results - page 17 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
FPL
2010
Springer
144views Hardware» more  FPL 2010»
14 years 7 months ago
A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs
Andreas Oetken, Stefan Wildermann, Jürgen Tei...
65
Voted
FPL
2010
Springer
103views Hardware» more  FPL 2010»
14 years 7 months ago
Dynamically Reconfigurable Vision-Chip Architecture
Maki Yasuda, Minoru Watanabe
70
Voted
SBACPAD
2006
IEEE
81views Hardware» more  SBACPAD 2006»
15 years 3 months ago
Scalable Value-Cache Based Compression Schemes for Multiprocessors
Martin Thuresson, Per Stenström
IPPS
2006
IEEE
15 years 3 months ago
An automated development framework for a RISC processor with reconfigurable instruction set extensions
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
Nikolaos Vassiliadis, George Theodoridis, Spiridon...
ARC
2006
Springer
201views Hardware» more  ARC 2006»
15 years 1 months ago
Dynamic Partial Reconfigurable FIR Filter Design
Abstract. This paper presents a novel partially reconfigurable FIR filter design that employs dynamic partial reconfiguration. Our scope is to implement a low-power, area-efficient...
Yeong-Jae Oh, Hanho Lee, Chong Ho Lee