Sciweavers

4541 search results - page 909 / 909
» Cache-Oblivious Algorithms and Data Structures
Sort
View
TC
2011
14 years 10 months ago
Maximizing Spare Utilization by Virtually Reorganizing Faulty Cache Lines
—Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Since a large fraction of chip area is devoted to on-...
Amin Ansari, Shantanu Gupta, Shuguang Feng, Scott ...