Sciweavers

1163 search results - page 74 / 233
» Case Studies of Model Checking for Embedded System Designs
Sort
View
RTAS
2008
IEEE
15 years 10 months ago
Incorporating Resource Safety Verification to Executable Model-based Development for Embedded Systems
This paper formulates and illustrates the integration of resource safety verification into a design methodology for development of verified and robust real-time embedded systems. ...
Jianliang Yi, Honguk Woo, James C. Browne, Aloysiu...
ECRTS
2006
IEEE
15 years 10 months ago
Sensitivity Analysis for Fixed-Priority Real-Time Systems
At early stages in the design of real-time embedded applications, the timing attributes of the computational activities are often incompletely specified or subject to changes. Lat...
Enrico Bini, Marco Di Natale, Giorgio C. Buttazzo
HICSS
2002
IEEE
77views Biometrics» more  HICSS 2002»
15 years 9 months ago
Language Driven System Design
Studies have shown significant benefits of the use of Domain-Specific Languages. However, designing a DSL still seems to be an art, rather than a craft following a clear method...
Sjouke Mauw, Wouter T. Wiersma, Tim A. C. Willemse
FMCAD
2006
Springer
15 years 7 months ago
Design for Verification of the PCI-X Bus
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
Haja Moinudeen, Ali Habibi, Sofiène Tahar
TACAS
2007
Springer
92views Algorithms» more  TACAS 2007»
15 years 10 months ago
Model Checking Liveness Properties of Genetic Regulatory Networks
Abstract. Recent studies have demonstrated the possibility to build genetic regulatory networks that confer a desired behavior to a living organism. However, the design of these ne...
Grégory Batt, Calin Belta, Ron Weiss