Sciweavers

204 search results - page 12 / 41
» Circuit power estimation using pattern recognition technique...
Sort
View
DAC
1994
ACM
15 years 2 months ago
Dynamic Search-Space Pruning Techniques in Path Sensitization
A powerful combinational path sensitization engine is required for the efficient implementation of tools for test pattern generation, timing analysis, and delay fault testing. Path...
João P. Marques Silva, Karem A. Sakallah
MR
2007
120views Robotics» more  MR 2007»
14 years 9 months ago
Advanced electronic prognostics through system telemetry and pattern recognition methods
Electronic Prognostics (EP) is a technique used in high-reliability and high-availability systems to actively and proactively detect faults, allowing the reduction of system downt...
Leon Lopez
DAC
1996
ACM
15 years 2 months ago
Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design
A novel methodology for circuit design and automatic layout generation is proposed for a class of mixed-signal circuits in presence of layout parasitics and substrate induced nois...
Paolo Miliozzi, Iasson Vassiliou, Edoardo Charbon,...
SSPR
2010
Springer
14 years 8 months ago
Large-Scale Text to Image Retrieval Using a Bayesian K-Neighborhood Model
Abstract. In this paper we introduce a new approach aimed at solving the problem of image retrieval from text queries. We propose to estimate the word relevance of an image using a...
Roberto Paredes
VTS
2008
IEEE
77views Hardware» more  VTS 2008»
15 years 4 months ago
Test-Pattern Ordering for Wafer-Level Test-During-Burn-In
—Wafer-level test during burn-in (WLTBI) is a promising technique to reduce test and burn-in costs in semiconductor manufacturing. However, scan-based testing leads to significa...
Sudarshan Bahukudumbi, Krishnendu Chakrabarty