169 search results - page 29 / 34 » Co-Scheduling Hardware and Software Pipelines |
133
click to vote
SBCCI
2009
ACM
15 years 8 months ago
2009
ACM
We present an application-driven customization methodology for energy-efficient inter-core communication in embedded multiprocessors. The methodology leverages configurable cach...
111
click to vote
ISHPC
2000
Springer
15 years 5 months ago
2000
Springer
Deeply pipelined high performance processors require highly accurate branch prediction to drive their instruction fetch. However there remains a class of events which are not easi...
111
Voted
SIGCOMM
2000
ACM
15 years 5 months ago
2000
ACM
Routers must do a best matching pre x lookup for every packet solutions for Gigabit speeds are well known. As Internet link speeds higher, we seek a scalable solution whose speed ...
114
click to vote
IPPS
2007
IEEE
15 years 8 months ago
2007
IEEE
This paper presents and evaluates a strategy for integrating the Snort network intrusion detection system into a high-performance programmable Ethernet network interface card (NIC...
107
click to vote
ICDE
2010
IEEE
16 years 1 months ago
2010
IEEE
Abstract-- Field-programmable gate arrays (FPGAs) can provide performance advantages with a lower resource consumption (e.g., energy) than conventional CPUs. In this paper, we show...