Sciweavers

151 search results - page 21 / 31
» Code transformation strategies for extensible embedded proce...
Sort
View
CODES
2004
IEEE
15 years 1 months ago
Dynamic overlay of scratchpad memory for energy minimization
The memory subsystem accounts for a significant portion of the aggregate energy budget of contemporary embedded systems. Moreover, there exists a large potential for optimizing th...
Manish Verma, Lars Wehmeyer, Peter Marwedel
DATE
2006
IEEE
118views Hardware» more  DATE 2006»
15 years 3 months ago
Design and implementation of a modular and portable IEEE 754 compliant floating-point unit
Multimedia and communication algorithms from embedded system domain often make extensive use of floating-point arithmetic. Due to the complexity and expense of the floating-poin...
Kingshuk Karuri, Rainer Leupers, Gerd Ascheid, Hei...
ISCAS
2005
IEEE
155views Hardware» more  ISCAS 2005»
15 years 3 months ago
Hyperblock formation: a power/energy perspective for high performance VLIW architectures
— Architectures based on Very Long Instruction Word (VLIW) processors are an optimal choice in the attempt to obtain high performance levels in mobile devices. The effectiveness ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
TIP
2002
114views more  TIP 2002»
14 years 9 months ago
Lossy to lossless object-based coding of 3-D MRI data
Abstract--We propose a fully three-dimensional (3-D) object-based coding system exploiting the diagnostic relevance of the different regions of the volumetric data for rate allocat...
Gloria Menegaz, Jean-Philippe Thiran
CGO
2008
IEEE
15 years 4 months ago
Compiling for vector-thread architectures
Vector-thread (VT) architectures exploit multiple forms of parallelism simultaneously. This paper describes a compiler for the Scale VT architecture, which takes advantage of the ...
Mark Hampton, Krste Asanovic