Sciweavers

54 search results - page 5 / 11
» Collection and Analysis of Microprocessor Design Errors
Sort
View
83
Voted
AAAI
2006
14 years 11 months ago
Collective Construction Using Lego Robots
hibition: Extended Abstract Social insects, such as ants and termites, collectively build large and complex structures, with many individuals following simple rules and no centrali...
Crystal Schuil, Matthew Valente, Justin Werfel, Ra...
IEEEPACT
2008
IEEE
15 years 4 months ago
Skewed redundancy
Technology scaling in integrated circuits has consistently provided dramatic performance improvements in modern microprocessors. However, increasing device counts and decreasing o...
Gordon B. Bell, Mikko H. Lipasti
JSAC
2008
118views more  JSAC 2008»
14 years 9 months ago
PEEC: a channel-adaptive feedback-based error
Reliable transmission is a challenging task over wireless LANs since wireless links are known to be susceptible to errors. Although the current IEEE802.11 standard ARQ error contro...
Sohraab Soltani, Hayder Radha
PLDI
1999
ACM
15 years 1 months ago
Load-Reuse Analysis: Design and Evaluation
Load-reuse analysis finds instructions that repeatedly access the same memory location. This location can be promoted to a register, eliminating redundant loads by reusing the re...
Rastislav Bodík, Rajiv Gupta, Mary Lou Soff...
HPCA
2007
IEEE
15 years 10 months ago
Illustrative Design Space Studies with Microarchitectural Regression Models
We apply a scalable approach for practical, comprehensive design space evaluation and optimization. This approach combines design space sampling and statistical inference to ident...
Benjamin C. Lee, David M. Brooks