Sciweavers

1461 search results - page 109 / 293
» Comparing the Optimal Performance of Parallel Architectures
Sort
View
GLVLSI
2000
IEEE
145views VLSI» more  GLVLSI 2000»
15 years 7 months ago
Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures
Circuit interconnect has become a substantial obstacle in the design of high performance systems. In this paper we explore a new routing paradigm that strikes at the root of the i...
Cheng-Kok Koh, Patrick H. Madden
DSD
2006
IEEE
131views Hardware» more  DSD 2006»
15 years 7 months ago
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip
Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most res...
Christian Neeb, Norbert Wehn
IPPS
2007
IEEE
15 years 9 months ago
Radiation Hardened Coarse-Grain Reconfigurable Architecture for Space Applications
Technology trends are such that single event effects (SEE)are likely to become even more of a concern for the future. Decreasing feature sizes, lower operating voltage, and higher...
Sajid Baloch, Tughrul Arslan, Adrian Stoica
CORR
2004
Springer
106views Education» more  CORR 2004»
15 years 3 months ago
Intelligent Systems: Architectures and Perspectives
: The integration of different learning and adaptation techniques to overcome individual limitations and to achieve synergetic effects through the hybridization or fusion of these ...
Ajith Abraham
153
Voted
ICPPW
2006
IEEE
15 years 9 months ago
A Scalable Synchronization Technique for Distributed Virtual Environments Based on Networked-Server Architectures
In recent years, large scale distributed virtual environments have become a major trend in distributed applications, mainly due to the enormous popularity of multiplayer online ga...
Pedro Morillo, Juan M. Orduña, José ...