1461 search results - page 70 / 293 » Comparing the Optimal Performance of Parallel Architectures |
123
click to vote
DAC
2006
ACM
16 years 2 months ago
2006
ACM
Both technology mapping and circuit clustering have a large impact on FPGA designs in terms of circuit performance, area, and power dissipation. Existing FPGA design flows carry o...
114
click to vote
IEEEPACT
2005
IEEE
15 years 7 months ago
2005
IEEE
While general-purpose processors have only recently employed chip multiprocessor (CMP) architectures, network processors (NPs) have used heterogeneous multi-core architectures sin...
113
click to vote
IPPS
2007
IEEE
15 years 8 months ago
2007
IEEE
We present a study of multithreaded implementations of Thorup’s algorithm for solving the Single Source Shortest Path (SSSP) problem for undirected graphs. Our implementations l...
124
click to vote
EUROMICRO
1998
IEEE
15 years 6 months ago
1998
IEEE
The paper presents an approach to process scheduling for embedded systems. Target architectures consist of several processors and ASICs connected by shared busses. We have develop...
117
click to vote
CORR
2010
Springer
15 years 1 months ago
2010
Springer
Artificial neural networks have already shown their success in face recognition and similar complex pattern recognition tasks. However, a major disadvantage of the technique is th...