Sciweavers

1008 search results - page 135 / 202
» Compiler Technology for Two Novel Computer Architectures
Sort
View
CEC
2010
IEEE
14 years 11 months ago
A parallel framework for multi-objective evolutionary optimization
This work focuses on the development of a parallel framework method to improve the effectiveness and the efficiency of the obtained solutions by Multi-objective Evolutionary Algori...
Dipankar Dasgupta, David Camilo Becerra Romero, Al...
VLSISP
2010
119views more  VLSISP 2010»
14 years 4 months ago
Hardware Acceleration of HMMER on FPGAs
We propose a new parallelization scheme for the hmmsearch function of the HMMER software, in order to target FPGA technology. hmmsearch is a very compute intensive software for bio...
Steven Derrien, Patrice Quinton
ICAC
2009
IEEE
15 years 4 months ago
Out-of-band detection of boot-sequence termination events
The popularization of both virtualization and CDP technologies mean that we can now watch disk accesses of systems from entities which are not controlled by the OS. This is a rich...
Naama Parush, Dan Pelleg, Muli Ben-Yehuda, Paula T...
IPPS
2007
IEEE
15 years 4 months ago
Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems
Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a n...
Nazish Aslam, Mark Milward, Ioannis Nousias, Tughr...
DAC
1999
ACM
15 years 2 months ago
Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design
As the CMOS technology enters the deep submicron design era, the lateral inter-wire coupling capacitance becomes the dominant part of load capacitance and makes RC delay on the bu...
Joon-Seo Yim, Chong-Min Kyung