Sciweavers

1141 search results - page 117 / 229
» Compiler-Directed Performance Model Construction for Paralle...
Sort
View
IFIP
2004
Springer
15 years 6 months ago
The Inherent Queuing Delay of Parallel Packet Switches
The parallel packet switch (PPS) extends the inverse multiplexing architecture, and is extensively used as the core of contemporary commercial switches. A key factor in the perfor...
Hagit Attiya, David Hay
JPDC
2006
120views more  JPDC 2006»
15 years 20 days ago
HeteroMPI: Towards a message-passing library for heterogeneous networks of computers
The paper presents Heterogeneous MPI (HeteroMPI), an extension of MPI for programming high-performance computations on heterogeneous networks of computers. It allows the applicati...
Alexey L. Lastovetsky, Ravi Reddy
92
Voted
GECCO
2007
Springer
183views Optimization» more  GECCO 2007»
15 years 6 months ago
Screening the parameters affecting heuristic performance
This research screens the tuning parameters of a combinatorial optimization heuristic. Specifically, it presents a Design of Experiments (DOE) approach that uses a Fractional Fac...
Enda Ridge, Daniel Kudenko
119
Voted
ICS
2011
Tsinghua U.
14 years 4 months ago
Scalable fine-grained call path tracing
Applications must scale well to make efficient use of even medium-scale parallel systems. Because scaling problems are often difficult to diagnose, there is a critical need for sc...
Nathan R. Tallent, John M. Mellor-Crummey, Michael...
132
Voted
HPCA
2009
IEEE
16 years 1 months ago
Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics
The shrinking processor feature size, lower threshold voltage and increasing clock frequency make modern processors highly vulnerable to transient faults. Architectural Vulnerabil...
Lide Duan, Bin Li, Lu Peng