Sciweavers

931 search results - page 103 / 187
» Compiling for vector-thread architectures
Sort
View
APCSAC
2000
IEEE
15 years 9 months ago
Micro-Threading: A New Approach to Future RISC
This paper briefly reviews the current research into RISC microprocessor architecture, which now seems to be so complex as to make the acronym somewhat of an oxymoron. In response...
Chris R. Jesshope, Bing Luo
ICSE
2008
IEEE-ACM
16 years 4 months ago
Constructing difference tools for models using the SiDiff framework
Model-driven development requires a full set of development tools. While technologies for constructing graphical editors, compilers etc. are readily available, there is a lack of ...
Maik Schmidt, Tilman Gloetzner
CSSE
2008
IEEE
15 years 11 months ago
Design and Implementation of the Virtual Machine Constructing on Register
: The technology of virtual machines is widely applied in many fields, such as code transplanting, cross-platform computing, and hardware simulation. The main purpose is to simulat...
Weibo Xie, Fu Ting
ISVLSI
2006
IEEE
150views VLSI» more  ISVLSI 2006»
15 years 10 months ago
Design and Analysis of a Low Power VLIW DSP Core
Power consumption has been the primary issue in processor design, with various power reduction strategies being adopted from system-level to circuitlevel. In order to develop a po...
Chan-Hao Chang, Diana Marculescu
IPPS
1998
IEEE
15 years 9 months ago
A Generalized Framework for Global Communication Optimization
In distributed-memory message-passing architectures reducing communication cost is extremely important. In this paper, we present a technique to optimize communication globally. O...
Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. C...