Sciweavers

931 search results - page 154 / 187
» Compiling for vector-thread architectures
Sort
View
FCCM
2003
IEEE
133views VLSI» more  FCCM 2003»
15 years 5 months ago
Floating Point Unit Generation and Evaluation for FPGAs
Most commercial and academic floating point libraries for FPGAs provide only a small fraction of all possible floating point units. In contrast, the floating point unit generat...
Jian Liang, Russell Tessier, Oskar Mencer
SCAM
2003
IEEE
15 years 5 months ago
XOgastan: XML-Oriented gcc AST Analysis and Transformations
Software maintenance, program analysis and transformation tools almost always rely on static source code analysis as the first and fundamental step to gather information. In the ...
Giuliano Antoniol, Massimiliano Di Penta, Gianluca...
ICLP
2003
Springer
15 years 5 months ago
Flow Java: Declarative Concurrency for Java
Abstract. Logic variables pioneered by (concurrent) logic and concurrent constraint programming are powerful mechanisms for automatically synchronizing concurrent computations. The...
Frej Drejhammar, Christian Schulte, Per Brand, Sei...
FCCM
2002
IEEE
174views VLSI» more  FCCM 2002»
15 years 4 months ago
PAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAs
This paper explores the implications of integrating flexible module generation into a compiler for FPGAs. The objective is to improve the programmabilityof FPGAs, or in other wor...
Oskar Mencer
ICS
2001
Tsinghua U.
15 years 4 months ago
Computer aided hand tuning (CAHT): "applying case-based reasoning to performance tuning"
For most parallel and high performance systems, tuning guides provide the users with advices to optimize the execution time of their programs. Execution time may be very sensitive...
Antoine Monsifrot, François Bodin