Sciweavers

53390 search results - page 10577 / 10678
» Computer Systems Analysis
Sort
View
AGILEDC
2006
IEEE
15 years 11 months ago
Using an Agile Approach in a Large, Traditional Organization
Can Agile approaches be used successfully in large organizations, where traditional methods and high levels of governance are the norm? Although the iterative, agile approaches ha...
Dot Tudor, George A. Walter
BROADNETS
2006
IEEE
15 years 11 months ago
An Energy Efficient and Accurate Slot Synchronization Scheme for Wireless Sensor Networks
Existing slotted channel access schemes in wireless networks assume that slot boundaries at all nodes are synchronized. In practice, relative clock drifts among nodes cause slot mi...
Lillian Dai, Prithwish Basu, Jason Redi
CODES
2006
IEEE
15 years 11 months ago
A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control
When designing a System-on-Chip (SoC) using a Networkon-Chip (NoC), silicon area and power consumption are two key elements to optimize. A dominant part of the NoC area and power ...
Martijn Coenen, Srinivasan Murali, Andrei Radulesc...
DFT
2006
IEEE
105views VLSI» more  DFT 2006»
15 years 11 months ago
Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving
1 High temperature has become a major problem for system-on-chip testing. In order to reduce the test time while keeping the temperature of the chip under test within a safe range,...
Zhiyuan He, Zebo Peng, Petru Eles, Paul M. Rosinge...
FCCM
2006
IEEE
195views VLSI» more  FCCM 2006»
15 years 11 months ago
A Parallel Hardware Architecture for fast Gaussian Elimination over GF(2)
This paper presents a hardware-optimized variant of the well-known Gaussian elimination over GF(2) and its highly efficient implementation. The proposed hardware architecture, we...
Andrey Bogdanov, M. C. Mertens
« Prev « First page 10577 / 10678 Last » Next »