Sciweavers

1474 search results - page 100 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View
CPHYSICS
2010
118views more  CPHYSICS 2010»
15 years 2 months ago
The multithreaded version of FORM
We present TFORM, the version of the symbolic manipulation system FORM that can make simultaneous use of several processors in a shared memory architecture. The implementation use...
M. Tentyukov, J. A. M. Vermaseren
TPDS
2002
198views more  TPDS 2002»
15 years 4 months ago
Orthogonal Striping and Mirroring in Distributed RAID for I/O-Centric Cluster Computing
This paper presents a new distributed disk-array architecture for achieving high I/O performance in scalable cluster computing. In a serverless cluster of computers, all distribute...
Kai Hwang, Hai Jin, Roy S. C. Ho
ICIP
2005
IEEE
16 years 6 months ago
Misregistration errors in change detection algorithms and how to avoid them
Background subtraction is a popular algorithm for video object segmentation. It identifies foreground objects by comparing the input images with a pure background image. In camera...
Dirk Farin, Peter H. N. de With
CF
2010
ACM
15 years 9 months ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
ICPR
2000
IEEE
16 years 5 months ago
Comparison of Tracking Techniques Applied to Digital PIV
Digital Particle Image Velocimetry (DPIV) aims at flow visualisation and measurement of flow dynamics in numerous applications, including hydrodynamics, combustion processes and a...
Dmitry Chetverikov, Judit Verestóy, Marcell...