7189 search results - page 156 / 1438 » Connecting Design with Code |
113
click to vote
DFT
2007
IEEE
15 years 9 months ago
2007
IEEE
In the paper, a methodology of developing checkers for communication protocol testing is presented. It was used to develop checker to test IP cores communication protocol implemen...
136
click to vote
ICC
2007
IEEE
15 years 9 months ago
2007
IEEE
— In this paper, we derive the theoretical symbol error rate (SER) for a full-rate space-time block coded (STBCed) system with coordinate interleaved orthogonal designs (CIODs) o...
120
Voted
ISCAS
2006
IEEE
15 years 9 months ago
2006
IEEE
Abstract— In this paper, we present an algorithm/architecturelevel design solution for implementing state-parallel adaptive Viterbi decoders that, compared with their Viterbi cou...
136
click to vote
IWPC
2003
IEEE
15 years 8 months ago
2003
IEEE
We detect design patterns in legacy code combining static and dynamic analyses. The analyses do not depend on coding or naming conventions. We classify potential pattern instances...
124
click to vote
CODES
2000
IEEE
15 years 7 months ago
2000
IEEE
This paper presents a complete codesign environment for embedded systems which combines automatic partitioning with reuse from a module database. Special emphasis has been put on ...