Sciweavers

1536 search results - page 121 / 308
» DPS - Dynamic Parallel Schedules
Sort
View
DAC
2009
ACM
15 years 8 months ago
GPU-based parallelization for fast circuit optimization
The progress of GPU (Graphics Processing Unit) technology opens a new avenue for boosting computing power. This work is an attempt to exploit GPU for accelerating VLSI circuit opt...
Yifang Liu, Jiang Hu
DAC
1996
ACM
15 years 7 months ago
Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems
In this paper we present an integrated simulation paradigm in which parallel mixed-mode co-simulation is accomplished by integrating sequential simulators in a software simulation ...
Antonio R. W. Todesco, Teresa H. Y. Meng
131
Voted
MICRO
1993
IEEE
128views Hardware» more  MICRO 1993»
15 years 7 months ago
Techniques for extracting instruction level parallelism on MIMD architectures
Extensive research has been done on extracting parallelism from single instruction stream processors. This paper presents some results of our investigation into ways to modify MIM...
Gary S. Tyson, Matthew K. Farrens
CASCON
1996
118views Education» more  CASCON 1996»
15 years 4 months ago
Automatic parallelization for symmetric shared-memory multiprocessors
The trend in workstation hardware is towards symmetric shared-memory multiprocessors (SMPs). User expectations are for (largely) automatic exploitation of parallelismon an SMP, si...
Jyh-Herng Chow, Leonard E. Lyon, Vivek Sarkar
ICPADS
2005
IEEE
15 years 9 months ago
Exploiting Multi-level Parallelism for Homology Search using General Purpose Processors
New biological experimental techniques are continuing to generate large amounts of data using DNA, RNA, human genome and protein sequences. The quantity and quality of data from t...
Xiandong Meng, Vipin Chaudhary