Sciweavers

4198 search results - page 780 / 840
» Data Parallel Program Design
Sort
View
CASES
2009
ACM
15 years 4 months ago
Fine-grain performance scaling of soft vector processors
Embedded systems are often implemented on FPGA devices and 25% of the time [2] include a soft processor— a processor built using the FPGA reprogrammable fabric. Because of their...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...
CW
2008
IEEE
15 years 4 months ago
Bi-Manual Interactive Tools for Cultural Heritage Researchers
The availability of intuitive, user-friendly and specialized software to work with 3D models of cultural heritage artifacts is as important as the availability of low-cost and rob...
Can Ozmen, Selim Balcisoy
95
Voted
HOTI
2008
IEEE
15 years 4 months ago
Network Processing on an SPE Core in Cell Broadband Engine
Cell Broadband EngineTM is a multi-core system on a chip and is composed of a general-purpose Power Processing Element (PPE) and eight Synergistic Processing Elements (SPEs). Its ...
Yuji Kawamura, Takeshi Yamazaki, Hiroshi Kyusojin,...
PPOPP
2006
ACM
15 years 4 months ago
Fast and transparent recovery for continuous availability of cluster-based servers
Recently there has been renewed interest in building reliable servers that support continuous application operation. Besides maintaining system state consistent after a failure, o...
Rosalia Christodoulopoulou, Kaloian Manassiev, Ang...
ICS
2004
Tsinghua U.
15 years 3 months ago
Scaling the issue window with look-ahead latency prediction
In contemporary out-of-order superscalar design, high IPC is mainly achieved by exposing high instruction level parallelism (ILP). Scaling issue window size can certainly provide ...
Yongxiang Liu, Anahita Shayesteh, Gokhan Memik, Gl...