1602 search results - page 300 / 321 » Database Architectures for New Hardware |
152
click to vote
MICRO
2007
IEEE
15 years 11 months ago
2007
IEEE
A significant part of future microprocessor real estate will be dedicated to L2 or L3 caches. These on-chip caches will heavily impact processor performance, power dissipation, a...
138
click to vote
FPGA
2007
ACM
15 years 11 months ago
2007
ACM
Boolean matching (BM) is a widely used technique in FPGA resynthesis and architecture evaluation. In this paper we present several improvements to the recently proposed SAT-based ...
152
Voted
SBACPAD
2006
IEEE
15 years 11 months ago
2006
IEEE
Neural-inspired branch predictors achieve very low branch misprediction rates. However, previously proposed implementations have a variety of characteristics that make them challe...
144
Voted
IPPS
2005
IEEE
15 years 10 months ago
2005
IEEE
Large-scale systems like BlueGene/L are susceptible to a number of software and hardware failures that can affect system performance. Periodic application checkpointing is a commo...
177
Voted
VEE
2005
ACM
15 years 10 months ago
2005
ACM
We present a new software system architecture for the implementation of hard real-time applications. The core of the system is a microkernel whose reactivity (interrupt handling a...