434 search results - page 70 / 87 » Design Methodologies and Architecture Solutions for High-Per... |
101
click to vote
SIGCOMM
2004
ACM
15 years 7 months ago
2004
ACM
−Buffered multistage interconnection networks offer one of the most scalable and cost-effective approaches to building high capacity routers. Unfortunately, the performance of su...
P2P
2002
IEEE
15 years 6 months ago
2002
IEEE
This paper describes the architecture and the implementation of Multishelf - a decentralized Peerto-Peer infomediator. Multishelf was designed and built during a ten-week senior s...
117
click to vote
DATE
2000
IEEE
15 years 6 months ago
2000
IEEE
-- One of the greatest challenges in C/C++-based design methodology is to efficiently map C/C++ models into hardware. Many of the networking and multimedia applications implemente...
164
click to vote
ISCA
2012
IEEE
13 years 4 months ago
2012
IEEE
The reliability of future processors is threatened by decreasing transistor robustness. Current architectures focus on delivering high performance at low cost; lifetime device rel...
156
click to vote
DSD
2010
IEEE
14 years 12 months ago
2010
IEEE
Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible natur...