Sciweavers

49 search results - page 1 / 10
» Design and Performance of Multipath MIN Architectures
Sort
View
70
Voted
SPAA
1992
ACM
15 years 5 months ago
Design and Performance of Multipath MIN Architectures
Frederic T. Chong, Thomas F. Knight Jr.
92
Voted
MICRO
1999
IEEE
98views Hardware» more  MICRO 1999»
15 years 5 months ago
Instruction Fetch Mechanisms for Multipath Execution Processors
Branch mispredictions can have a major performance impact on high-performance processors. Multipath execution has recently been introduced to help limit the misprediction penaltie...
Artur Klauser, Dirk Grunwald
85
Voted
DAC
2007
ACM
16 years 2 months ago
Fast Min-Cost Buffer Insertion under Process Variations
Process variation has become a critical problem in modern VLSI fabrication. In the presence of process variation, buffer insertion problem under performance constraints becomes mo...
Ruiming Chen, Hai Zhou
123
Voted
MOBICOM
2006
ACM
15 years 7 months ago
Multipath profile discrimination in TOA-based WLAN ranging with link layer frames
Indoor ranging and location in WLAN is possible through obtaining Round-Trip-Time (RTT) measurements at data link level. This procedure allows using the existing IEEE 802.11 WLAN ...
Marc Ciurana, Francisco Barceló, Sebastiano...