Sciweavers

620 search results - page 115 / 124
» Design and evaluation of an auto-memoization processor
Sort
View
ISCA
2005
IEEE
181views Hardware» more  ISCA 2005»
15 years 5 months ago
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors
With the ability to place large numbers of transistors on a single silicon chip, manufacturers have begun developing chip multiprocessors (CMPs) containing multiple processor core...
Evan Speight, Hazim Shafi, Lixin Zhang, Ramakrishn...
ICS
2005
Tsinghua U.
15 years 5 months ago
Disk layout optimization for reducing energy consumption
Excessive power consumption is becoming a major barrier to extracting the maximum performance from high-performance parallel systems. Therefore, techniques oriented towards reduci...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
DAC
2003
ACM
16 years 19 days ago
Behavioral consistency of C and verilog programs using bounded model checking
We present an algorithm that checks behavioral consistency between an ANSI-C program and a circuit given in Verilog using Bounded Model Checking. Both the circuit and the program ...
Edmund M. Clarke, Daniel Kroening, Karen Yorav
PPOPP
2009
ACM
16 years 7 days ago
Efficient and scalable multiprocessor fair scheduling using distributed weighted round-robin
Fairness is an essential requirement of any operating system scheduler. Unfortunately, existing fair scheduling algorithms are either inaccurate or inefficient and non-scalable fo...
Tong Li, Dan P. Baumberger, Scott Hahn
EDBT
2004
ACM
115views Database» more  EDBT 2004»
15 years 11 months ago
QuaSAQ: An Approach to Enabling End-to-End QoS for Multimedia Databases
Abstract. The paper discusses the design and prototype implementation of a QoS-aware multimedia database system. Recent research in multimedia databases has devoted little attentio...
Yi-Cheng Tu, Sunil Prabhakar, Ahmed K. Elmagarmid,...