Sciweavers

97 search results - page 7 / 20
» Design of a Biomolecular Device That Executes Process Algebr...
Sort
View
CF
2007
ACM
15 years 1 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
80
Voted
CAISE
2004
Springer
15 years 3 months ago
Enabling Personalized Composition and Adaptive Provisioning of Web Services
Abstract. The proliferation of interconnected computing devices is fostering the emergence of environments where Web services made available to mobile users are a commodity. Unfort...
Quan Z. Sheng, Boualem Benatallah, Zakaria Maamar,...
DAC
2005
ACM
15 years 10 months ago
System-level energy-efficient dynamic task scheduling
Dynamic voltage scaling (DVS) is a well-known low power design technique that reduces the processor energy by slowing down the DVS processor and stretching the task execution time...
Jianli Zhuo, Chaitali Chakrabarti
ERSA
2004
129views Hardware» more  ERSA 2004»
14 years 11 months ago
A Methodology for Energy Efficient Application Synthesis Using Platform FPGAs
Platform FPGAs incorporate many different components, such as processor core(s), reconfigurable logic, memory, etc., onto a single chip. When an application is synthesized on platf...
Jingzhao Ou, Viktor K. Prasanna
IFIP8
2004
14 years 11 months ago
Workflow Partitioning in Mobile Information Systems
The increasing success of wireless technologies is sustaining the diffusion of mobile information systems, but the youth of the underlying technology and its peculiar characterist...
Luciano Baresi, Andrea Maurino, Stefano Modafferi