Sciweavers

8093 search results - page 1494 / 1619
» Design optimization
Sort
View
CODES
2004
IEEE
15 years 8 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
147
Voted
DATE
2004
IEEE
144views Hardware» more  DATE 2004»
15 years 8 months ago
A Framework for Battery-Aware Sensor Management
A distributed sensor network (DSN) designed to cover a given region R, is said to be alive if there is at least one subset of sensors that can collectively cover (sense) the regio...
Sridhar Dasika, Sarma B. K. Vrudhula, Kaviraj Chop...
ICCAD
1995
IEEE
135views Hardware» more  ICCAD 1995»
15 years 8 months ago
An iterative improvement algorithm for low power data path synthesis
We address the problem of minimizing power consumption in behavioral synthesis of data-dominated circuits. The complex nature of power as a cost function implies that the effects ...
Anand Raghunathan, Niraj K. Jha
ACMACE
2009
ACM
15 years 8 months ago
Enhancing a motion capture interface by introducing context management
Nowadays, video games propose rich scenarios with movementsbased game play, through the manipulation of dedicated devices. The motivation of this study is the elaboration of a com...
Francois Picard, Pascal Estraillier
169
Voted
DIALM
2005
ACM
130views Algorithms» more  DIALM 2005»
15 years 7 months ago
On lower bounds for MAC layer contention in CSMA/CA-based wireless networks
Wireless LANs operating within unlicensed frequency bands require random access schemes such as CSMA/CA, so that wireless networks from different administrative domains (for exam...
Frank A. Zdarsky, Ivan Martinovic, Jens B. Schmitt
« Prev « First page 1494 / 1619 Last » Next »