Sciweavers

1264 search results - page 77 / 253
» Designing Safe, Reliable Systems using Scade
Sort
View
DAC
1996
ACM
15 years 8 months ago
RTL Emulation: The Next Leap in System Verification
ion. Production use of text-based methodology has enabled designers to capture designs of hundreds of thousands of gates using graphic ESDA tools. Source: Data Quest (Verilog/VHDL ...
Sanjay Sawant, Paul Giordano
ICPP
2000
IEEE
15 years 8 months ago
A Problem-Specific Fault-Tolerance Mechanism for Asynchronous, Distributed Systems
The idle computers on a local area, campus area, or even wide area network represent a significant computational resource--one that is, however, also unreliable, heterogeneous, an...
Adriana Iamnitchi, Ian T. Foster
EMSOFT
2001
Springer
15 years 9 months ago
An Implementation of Scoped Memory for Real-Time Java
Abstract. This paper presents our experience implementing the memory management extensions in the Real-Time Specification for Java. These extensions are designed to given real-tim...
William S. Beebee, Martin C. Rinard
FGCN
2008
IEEE
150views Communications» more  FGCN 2008»
15 years 6 months ago
A Prioritized Service Protocol for Vehicular Communication
Vehicular network became one of the most active and emerging fields of research during last decade. Its use in diversified applications (for example safe driving, congestion avoid...
Une Thoing Rosi, Chowdhury Sayeed Hyder, Tai-hoon ...
SCM
1998
15 years 5 months ago
Version Sensitive Editing: Change History as a Programming Tool
Software Version Control Systems (VCSs) are used to store the versions of program source code created throughout the software development cycle. The traditional purpose of such sys...
David L. Atkins