Sciweavers

4394 search results - page 129 / 879
» Designing agent chips
Sort
View
HOTI
2011
IEEE
14 years 3 months ago
iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture
Abstract—Network-on-Chips (NoCs) paradigm is fast becoming a defacto standard for designing communication infrastructure for multicores with the dual goals of reducing power cons...
Dominic DiTomaso, Avinash Kodi, Savas Kaya, David ...
ATAL
2005
Springer
15 years 9 months ago
Mechanism design and deliberative agents
The central mechanism design problem is to develop incentives for agents to truthfully reveal their preferences over different outcomes, so that the system-wide outcome chosen by ...
Kate Larson, Tuomas Sandholm
ACMICEC
2005
ACM
160views ECommerce» more  ACMICEC 2005»
15 years 9 months ago
Autonomous trading agent design in the presence of tradeoffs
In previous work we have introduced a principled methodology for systematically exploring the space of bidding strategies when agents participate in a significant number of simul...
Ioannis A. Vetsikas, Bart Selman
DATE
2008
IEEE
113views Hardware» more  DATE 2008»
15 years 10 months ago
Compositional, dynamic cache management for embedded chip multiprocessors
This paper proposes a dynamic cache repartitioning technique that enhances compositionality on platforms executing media applications with multiple utilization scenarios. The repa...
Anca Mariana Molnos, Marc J. M. Heijligers, Sorin ...
MICRO
2005
IEEE
113views Hardware» more  MICRO 2005»
15 years 9 months ago
Thermal Management of On-Chip Caches Through Power Density Minimization
Various architectural power reduction techniques have been proposed for on-chip caches in the last decade. In this paper, we first show that these power reduction techniques can b...
Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I....