Sciweavers

4394 search results - page 749 / 879
» Designing agent chips
Sort
View
VTC
2006
IEEE
100views Communications» more  VTC 2006»
15 years 10 months ago
Initial and Post-Initial Acquisition in the Serial Search Based Noncoherent Multiple Transmit/Receive Antenna Aided DS-CDMA Down
— In this paper we investigate the issues of both initial and post-initial acquisition schemes in the multiple transmit/receive antenna aided DS-CDMA downlink, when communicating...
Seung Hwan Won, Lajos Hanzo
144
Voted
CASES
2006
ACM
15 years 10 months ago
Code transformation strategies for extensible embedded processors
Embedded application requirements, including high performance, low power consumption and fast time to market, are uncommon in the broader domain of general purpose applications. I...
Paolo Bonzini, Laura Pozzi
CF
2006
ACM
15 years 10 months ago
Dynamic thread assignment on heterogeneous multiprocessor architectures
In a multi-programmed computing environment, threads of execution exhibit different runtime characteristics and hardware resource requirements. Not only do the behaviors of distin...
Michela Becchi, Patrick Crowley
PPOPP
2006
ACM
15 years 10 months ago
McRT-STM: a high performance software transactional memory system for a multi-core runtime
Applications need to become more concurrent to take advantage of the increased computational power provided by chip level multiprocessing. Programmers have traditionally managed t...
Bratin Saha, Ali-Reza Adl-Tabatabai, Richard L. Hu...
ISCA
2005
IEEE
119views Hardware» more  ISCA 2005»
15 years 10 months ago
Rescue: A Microarchitecture for Testability and Defect Tolerance
Scaling feature size improves processor performance but increases each device’s susceptibility to defects (i.e., hard errors). As a result, fabrication technology must improve s...
Ethan Schuchman, T. N. Vijaykumar