4394 search results - page 94 / 879 » Designing agent chips |
132
click to vote
ICCAD
1995
IEEE
15 years 7 months ago
1995
IEEE
Partitioning for the ASIC designs is examined and the interaction between high-level synthesis and partitioning is studied and incorporated in the solution. Four algorithms (calle...
126
Voted
IAT
2007
IEEE
15 years 10 months ago
2007
IEEE
Optimal design is intractable in general. We identify a tractable class of design problems and propose the first framework for efficient, decision-theoretically optimal, collabo...
127
click to vote
DAC
2008
ACM
16 years 4 months ago
2008
ACM
In this paper we present a reconfigurable routing algorithm for a 2D-Mesh Network-on-Chip (NoC) dedicated to faulttolerant, Massively Parallel Multi-Processors Systems on Chip (MP...
ISCAS
2008
IEEE
15 years 10 months ago
2008
IEEE
— A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost and flexible routing capability. To achieve a low area cost, th...
113
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...