Sciweavers

4394 search results - page 95 / 879
» Designing agent chips
Sort
View
ISCAS
2007
IEEE
123views Hardware» more  ISCAS 2007»
15 years 10 months ago
Evaluating Network-on-Chip for Homogeneous Embedded Multiprocessors in FPGAs
— This paper presents performance and area evaluation of a homogeneous multiprocessor communication system based on network-on-chip (NoC) in FPGA platforms. Two homogenous chip m...
Henrique C. Freitas, Dalton M. Colombo, Fernanda L...
144
Voted
ISCAS
2005
IEEE
126views Hardware» more  ISCAS 2005»
15 years 9 months ago
A distributed FIFO scheme for on chip communication
— Interconnect delays are increasingly becoming the dominant source of performance degradation in the nano-meter regime, largely because of disturbances that result from parasiti...
Ray Robert Rydberg III, Jabulani Nyathi, Jos&eacut...
DAC
1999
ACM
15 years 8 months ago
Microprocessor Based Testing for Core-Based System on Chip
The purpose of this paper is to develop a exible design for test methodology for testing a core-based system on chip SOC. The novel feature of the approach is the use an embedde...
Christos A. Papachristou, F. Martin, Mehrdad Noura...
DDECS
2008
IEEE
227views Hardware» more  DDECS 2008»
15 years 5 months ago
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator
The paper introduces a cryptographic System on a Chip (SoC) implementation based on recent Actel nonvolatile FPGA Fusion chip with embedded ARM7 soft-core processor. The SoC is bui...
Milos Drutarovsky, Michal Varchola
MATES
2009
Springer
15 years 10 months ago
Unifying JIAC Agent Development with AWE
In this paper we describe the Agent World Editor, a tool for designing multi-agent systems and generating executable agent code. The tool also unifies the handling of different a...
Marco Lützenberger, Tobias Küster, Axel ...