Sciweavers

1993 search results - page 243 / 399
» Designing and Building Parallel Program
Sort
View
IEEEPACT
2007
IEEE
15 years 8 months ago
Error Detection Using Dynamic Dataflow Verification
Continued scaling of CMOS technology to smaller transistor sizes makes modern processors more susceptible to both transient and permanent hardware faults. Circuitlevel techniques ...
Albert Meixner, Daniel J. Sorin
IPPS
2007
IEEE
15 years 8 months ago
Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems
Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a n...
Nazish Aslam, Mark Milward, Ioannis Nousias, Tughr...
CIKM
2009
Springer
15 years 7 months ago
RS-Wrapper: random write optimization for solid state drive
Solid State Drive (SSD), emerging as new data storage media with high random read speed, has been widely used in laptops, desktops, and data servers to replace hard disk during th...
Da Zhou, Xiaofeng Meng
IPPS
1999
IEEE
15 years 6 months ago
An Adaptive, Distributed Airborne Tracking System ("process the Right Tracks at the Right Time")
This paper describes a United States Air Force Advanced Technology Demonstration (ATD) that applied value-based scheduling to produce an adaptive, distributed tracking component ap...
Raymond K. Clark, E. Douglas Jensen, Arkady Kanevs...
134
Voted
IPPS
2009
IEEE
15 years 9 months ago
Scalable RDMA performance in PGAS languages
Partitioned Global Address Space (PGAS) languages provide a unique programming model that can span shared-memory multiprocessor (SMP) architectures, distributed memory machines, o...
Montse Farreras, George Almási, Calin Casca...