Sciweavers

453 search results - page 59 / 91
» Designing hardware with dynamic memory abstraction
Sort
View
PPOPP
2005
ACM
15 years 3 months ago
Revocable locks for non-blocking programming
In this paper we present a new form of revocable lock that streamlines the construction of higher level concurrency abstractions such as atomic multi-word heap updates. The key id...
Tim Harris, Keir Fraser
FMCAD
2006
Springer
15 years 1 months ago
Design for Verification of the PCI-X Bus
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
Haja Moinudeen, Ali Habibi, Sofiène Tahar
ICPPW
2009
IEEE
14 years 7 months ago
Analyzing Checkpointing Trends for Applications on the IBM Blue Gene/P System
Current petascale systems have tens of thousands of hardware components and complex system software stacks, which increase the probability of faults occurring during the lifetime ...
Harish Gapanati Naik, Rinku Gupta, Pete Beckman
CSREAPSC
2006
14 years 11 months ago
Design and Implementation of SONICA (Service Oriented Network Interoperability for Component Adaptation) for Multimedia Pervasiv
Abstract - Recent advances in multimedia network systems have led to the development of a new generation of applications that associate the use of various multimedia objects. The c...
Hiroshi Hayakawa, Takahiro Koita, Kenya Sato
ENTCS
2006
134views more  ENTCS 2006»
14 years 9 months ago
Computing Over-Approximations with Bounded Model Checking
Bounded Model Checking (BMC) searches for counterexamples to a property with a bounded length k. If no such counterexample is found, k is increased. This process terminates when ...
Daniel Kroening