Sciweavers

1226 search results - page 162 / 246
» Designing systems-on-chip using cores
Sort
View
ACMSE
2009
ACM
15 years 8 months ago
A case for compiler-driven superpage allocation
Most modern microprocessor-based systems provide support for superpages both at the hardware and software level. Judicious use of superpages can significantly cut down the number...
Joshua Magee, Apan Qasem
ITICSE
2006
ACM
15 years 7 months ago
Foundational actions: teaching software engineering when time is tight
Often Software Engineering courses approach educating undergraduates in good processes and practices by using a simulated product development environment, following all of the ste...
Jerry Boetje
EUROMICRO
2002
IEEE
15 years 6 months ago
A Sum of Absolute Differences Implementation in FPGA Hardware
In this paper, we propose a new hardware unit that performs a 16 × 1 SAD operation. The hardware unit is intended to augment a general-purpose core. Further, we show that the 16 ...
Stephan Wong, Stamatis Vassiliadis, Sorin Cotofana
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
15 years 5 months ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt
ICPW
2007
15 years 3 months ago
A practical method for courseware evaluation
As more courseware becomes available, choosing the right functionality for a particular e-learning community is becoming more problematic. Systematic methods for evaluating course...
Aldo de Moor