Sciweavers

1226 search results - page 39 / 246
» Designing systems-on-chip using cores
Sort
View
ICS
2009
Tsinghua U.
15 years 8 months ago
Designing multi-socket systems using silicon photonics
Future single-board multi-socket systems may be unable to deliver the needed memory bandwidth electrically due to power limitations, which will hurt their ability to drive perform...
Scott Beamer, Krste Asanovic, Christopher Batten, ...
HIPEAC
2009
Springer
15 years 5 months ago
MPSoC Design Using Application-Specific Architecturally Visible Communication
Abstract. This paper advocates the placement of Architecturally Visible Communication (AVC) buffers between adjacent cores in MPSoCs to provide highthroughput communication for str...
Theo Kluter, Philip Brisk, Edoardo Charbon, Paolo ...
DATE
2010
IEEE
160views Hardware» more  DATE 2010»
15 years 6 months ago
Soft error-aware design optimization of low power and time-constrained embedded systems
— In this paper, we examine the impact of application task mapping on the reliability of MPSoC in the presence of single-event upsets (SEUs). We propose a novel soft erroraware d...
Rishad A. Shafik, Bashir M. Al-Hashimi, Krishnendu...
NORDICHI
2006
ACM
15 years 7 months ago
Real life experiences with experience design
Experience Design is an emergent field of study, and various approaches to the field abound. In this paper, we take a pragmatic approach to identifying key aspects of an experienc...
Peter Dalsgård, Kim Halskov
DAC
2008
ACM
16 years 2 months ago
Characterizing chip-multiprocessor variability-tolerance
Spatially-correlated intra-die process variations result in significant core-to-core frequency variations in chip-multiprocessors. An analytical model for frequency island chip-mu...
Sebastian Herbert, Diana Marculescu