1226 search results - page 64 / 246 » Designing systems-on-chip using cores |
154
click to vote
FMCAD
2006
Springer
15 years 5 months ago
2006
Springer
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
105
click to vote
HOTI
2008
IEEE
15 years 7 months ago
2008
IEEE
As processor core counts increase, networks-on-chip (NoCs) are becoming an increasingly popular interconnection fabric due to their ability to supply high bandwidth. However, NoCs...
113
click to vote
MVA
2007
15 years 2 months ago
2007
This paper describes a new, powerful technique of fingerprint verification based on a perturbation method. The proposed method consists of four parts. The first part performs loca...
121
click to vote
NSDI
2010
15 years 2 months ago
2010
Byzantine fault-tolerant (BFT) replication has enjoyed a series of performance improvements, but remains costly due to its replicated work. We eliminate this cost for read-mostly ...
111
click to vote
GLVLSI
2005
IEEE
15 years 7 months ago
2005
IEEE
This paper addresses a pipelined partial rolling (PPR) architecture for the AES encryption. The key technique is the PPR architecture, which is suitable for FPGA implementation. U...