Sciweavers

5171 search results - page 199 / 1035
» Deterministic Parallel Processing
Sort
View
SBACPAD
2008
IEEE
249views Hardware» more  SBACPAD 2008»
15 years 8 months ago
Processing Neocognitron of Face Recognition on High Performance Environment Based on GPU with CUDA Architecture
This work presents an implementation of Neocognitron Neural Network, using a high performance computing architecture based on GPU (Graphics Processing Unit). Neocognitron is an ar...
Gustavo Poli, José Hiroki Saito, Joã...
IPPS
2007
IEEE
15 years 8 months ago
Fast Failure Detection in a Process Group
Failure detectors represent a very important building block in distributed applications. The speed and the accuracy of the failure detectors is critical to the performance of the ...
Xinjie Li, Monica Brockmeyer
EDOC
2002
IEEE
15 years 7 months ago
An Architecture and a Process for Implementing Distributed Collaborations
Collaborations (between objects) are increasingly being recognized as fundamental building blocks to structure object-oriented design, and they have made their way into UML. But v...
Eric Cariou, Antoine Beugnard, Jean-Marc Jé...
EDOC
2002
IEEE
15 years 7 months ago
Web Service Interfaces for Inter-Organisational Business Processes: An Infrastructure for Automated Reconciliation
For the majority of front-end e-business systems, the assumption of a coherent and homogeneous set of interfaces is highly unrealistic. Problems start in the back-end, with system...
Giacomo Piccinelli, Wolfgang Emmerich, Christian Z...
ASAP
2000
IEEE
90views Hardware» more  ASAP 2000»
15 years 6 months ago
Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures
MicroSIMD architectures incorporating subword parallelism are very efficient for application-specific media processors as well as for fast multimedia information processing in gen...
Ruby B. Lee