Sciweavers

5171 search results - page 422 / 1035
» Deterministic Parallel Processing
Sort
View
TCOM
2010
76views more  TCOM 2010»
15 years 2 months ago
Structure, property, and design of nonbinary regular cycle codes
—In this paper, we study nonbinary regular LDPC cycle codes whose parity check matrix H has fixed column weight
Jie Huang, Shengli Zhou, Peter Willett
IPPS
2007
IEEE
15 years 10 months ago
STAMP: A Universal Algorithmic Model for Next-Generation Multithreaded Machines and Systems
We propose a generic algorithmic model called STAMP (Synchronous, Transactional, and Asynchronous MultiProcessing) as a universal performance and power complexity model for multit...
Michel Dubois, Hyunyoung Lee, Lan Lin
IPPS
2007
IEEE
15 years 10 months ago
Masked Queries for Search Accuracy in Peer-to-Peer File-Sharing Systems
Peer-to-peer file-sharing systems suffer from the overspecification of query results due to the fact that queries are conjunctive and the descriptions of shared files are sparse. ...
Wai Gen Yee, Linh Thai Nguyen, Ophir Frieder
ISCAS
2007
IEEE
141views Hardware» more  ISCAS 2007»
15 years 10 months ago
Towards a GBit/s Programmable Decoder for LDPC Convolutional Codes
Abstract— We analyze the decoding algorithm for regular timeinvariant LDPC convolutional codes as a 3D signal processing scheme and derive several parallelization concepts, which...
Emil Matús, Marcos B. S. Tavares, Marcel Bi...
IPPS
2006
IEEE
15 years 10 months ago
Investigation into programmability for layer 2 protocol frame delineation architectures
This paper presents the design and study of reconfigurable architectures for two data-link layer frame delineation techniques used for ATM and GFP. The architectures are targeted ...
Ciaran Toal, Sakir Sezer