Sciweavers

7379 search results - page 1212 / 1476
» Distributed vector architectures
Sort
View
HPCA
2009
IEEE
16 years 4 months ago
Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy
Cache hierarchies in future many-core processors are expected to grow in size and contribute a large fraction of overall processor power and performance. In this paper, we postula...
Niti Madan, Li Zhao, Naveen Muralimanohar, Anirudd...
HPCA
2009
IEEE
16 years 4 months ago
Variation-aware dynamic voltage/frequency scaling
Fine-grained dynamic voltage/frequency scaling (DVFS) is an important tool in managing the balance between power and performance in chip-multiprocessors. Although manufacturing pr...
Sebastian Herbert, Diana Marculescu
HPCA
2009
IEEE
16 years 4 months ago
Voltage emergency prediction: Using signatures to reduce operating margins
Inductive noise forces microprocessor designers to sacrifice performance in order to ensure correct and reliable operation of their designs. The possibility of wide fluctuations i...
Vijay Janapa Reddi, Meeta Sharma Gupta, Glenn H. H...
148
Voted
HPCA
2009
IEEE
16 years 4 months ago
Feedback mechanisms for improving probabilistic memory prefetching
This paper presents three techniques for improving the effectiveness of the recently proposed Adaptive Stream Detection (ASD) prefetching mechanism. The ASD prefetcher is a standa...
Ibrahim Hur, Calvin Lin
120
Voted
MOBISYS
2009
ACM
16 years 4 months ago
Attacks on public WLAN-based positioning systems
In this work, we study the security of public WLAN-based positioning systems. Specifically, we investigate the Skyhook positioning system, available on PCs and used on a number of...
Nils Ole Tippenhauer, Kasper Bonne Rasmussen, Chri...
« Prev « First page 1212 / 1476 Last » Next »