Sciweavers

3358 search results - page 518 / 672
» Dynamic Description Logics
Sort
View
INTERNET
2002
175views more  INTERNET 2002»
15 years 15 days ago
Web Services Interaction Models, Part 1: Current Practice
of abstractions a middleware system makes available to applications, they figure prominently in determining the breadth and variety of application integration that the middleware s...
Steve Vinoski
154
Voted
HPCA
2006
IEEE
16 years 1 months ago
An approach for implementing efficient superscalar CISC processors
An integrated, hardware / software co-designed CISC processor is proposed and analyzed. The objectives are high performance and reduced complexity. Although the x86 ISA is targete...
Shiliang Hu, Ilhyun Kim, Mikko H. Lipasti, James E...
105
Voted
HPCA
2006
IEEE
16 years 1 months ago
Software-hardware cooperative memory disambiguation
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...
Ruke Huang, Alok Garg, Michael C. Huang
HPCA
2003
IEEE
16 years 1 months ago
Power-Aware Control Speculation through Selective Throttling
With the constant advances in technology that lead to the increasing of the transistor count and processor frequency, power dissipation is becoming one of the major issues in high...
Juan L. Aragón, José González...
105
Voted
ICCD
2007
IEEE
132views Hardware» more  ICCD 2007»
15 years 9 months ago
Post-layout comparison of high performance 64b static adders in energy-delay space
Our objective was to determine the most energy efficient 64b static CMOS adder architecture, for a range of high-performance delay targets. We examine extensively carry-lookahead ...
Sheng Sun, Carl Sechen