Sciweavers

880 search results - page 101 / 176
» Dynamic Software Architecture Slicing
Sort
View
DATE
2000
IEEE
140views Hardware» more  DATE 2000»
15 years 10 months ago
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C
-- One of the greatest challenges in C/C++-based design methodology is to efficiently map C/C++ models into hardware. Many of the networking and multimedia applications implemente...
Luc Séméria, Koichi Sato, Giovanni D...
HPCA
2009
IEEE
16 years 6 months ago
Variation-aware dynamic voltage/frequency scaling
Fine-grained dynamic voltage/frequency scaling (DVFS) is an important tool in managing the balance between power and performance in chip-multiprocessors. Although manufacturing pr...
Sebastian Herbert, Diana Marculescu
HPCA
2008
IEEE
16 years 6 months ago
FlexiTaint: A programmable accelerator for dynamic taint propagation
This paper presents FlexiTaint, a hardware accelerator for dynamic taint propagation. FlexiTaint is implemented as an in-order addition to the back-end of the processor pipeline, ...
Guru Venkataramani, Ioannis Doudalis, Yan Solihin,...
ISLPED
2009
ACM
168views Hardware» more  ISLPED 2009»
16 years 19 days ago
A 60fps 496mW multi-object recognition processor with workload-aware dynamic power management
An energy efficient object recognition processor is proposed for real-time visual applications. Its energy efficiency is improved by lowering average power consumption while susta...
Joo-Young Kim, Seungjin Lee, Jinwook Oh, Minsu Kim...
ISORC
2006
IEEE
16 years 4 days ago
Dynamically Deploying Web Services on a Grid using Dynasoar
Dynasoar is an infrastructure for dynamically deploying Web Services over a Grid or the Internet. It enables an approach to Grid computing in which distributed applications are bu...
Paul Watson, Chris Fowler, Charles Kubicek, Arijit...