Sciweavers

541 search results - page 16 / 109
» Dynamically Reconfigurable Architecture for Image Processor ...
Sort
View
ISCAS
2003
IEEE
118views Hardware» more  ISCAS 2003»
15 years 7 months ago
Embedded reconfigurable array targeting motion estimation applications
Motion estimation is a complex computation found in video compression algorithms, such as standards like MPEG-4 and H.263. This paper proposes an embedded reconfigurable array for...
Sami Khawam, Tughrul Arslan, Fred Westall
ASPDAC
2007
ACM
135views Hardware» more  ASPDAC 2007»
15 years 5 months ago
A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications
- Most image processing applications are computationally intensive and data intensive. Reconfigurable hardware boards provide a convenient and flexible solution to speed up these a...
Yazhuo Dong, Yong Dou
107
Voted
CODES
2011
IEEE
14 years 1 months ago
Adaptive resource management for simultaneous multitasking in mixed-grained reconfigurable multi-core processors
We propose a novel scheme for run-time management of mixedgrained reconfigurable fabric for the purpose of simultaneous multi-tasking in multi-core reconfigurable processors. Trad...
Waheed Ahmed, Muhammad Shafique, Lars Bauer, J&oum...
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
13 years 4 months ago
BlockChop: Dynamic squash elimination for hybrid processor architecture
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
Jason Mars, Naveen Kumar
122
Voted
RSP
2006
IEEE
116views Control Systems» more  RSP 2006»
15 years 7 months ago
Performance Evaluation of an Adaptive FPGA for Network Applications
This paper presents the design and the performance evaluation of a coarse-grain dynamically reconfigurable platform for network applications. The platform consists of two MicroBla...
Christoforos Kachris, Stamatis Vassiliadis