Sciweavers

541 search results - page 58 / 109
» Dynamically Reconfigurable Architecture for Image Processor ...
Sort
View
FCCM
2006
IEEE
144views VLSI» more  FCCM 2006»
15 years 8 months ago
Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA
In this paper, we investigate a combination of two techniques — instruction coding and instruction re-ordering — for optimizing energy in embedded processor control. We presen...
Robert G. Dimond, Oskar Mencer, Wayne Luk
AES
2005
Springer
137views Cryptology» more  AES 2005»
15 years 1 months ago
Design of a multimedia processor based on metrics computation
Media-processing applications, such as signal processing, 2D and 3D graphics rendering, and image compression, are the dominant workloads in many embedded systems today. The real-...
Nader Ben Amor, Yannick Le Moullec, Jean-Philippe ...
MVA
1992
170views Computer Vision» more  MVA 1992»
15 years 3 months ago
An Host-Target Environment for Real Time Image Processing
The development of a real time image processing on a specific architecture is always restricting for the user who must master all the elementary mechanisms of the machine. Such sp...
M. Pizzocaro
CGO
2004
IEEE
15 years 5 months ago
VHC: Quickly Building an Optimizer for Complex Embedded Architectures
To meet the high demand for powerful embedded processors, VLIW architectures are increasingly complex (e.g., multiple clusters), and moreover, they now run increasingly sophistica...
Michael Dupré, Nathalie Drach, Olivier Tema...
MUM
2004
ACM
154views Multimedia» more  MUM 2004»
15 years 7 months ago
Plug-and-play application platform: towards mobile peer-to-peer
While peer-to-peer (P2P) has emerged as a new hot communication concept among the Internet users, mobile usage of P2P applications is still taking its first steps. This article fi...
Erkki Harjula, Mika Ylianttila, Jussi Ala-Kurikka,...