541 search results - page 90 / 109 » Dynamically Reconfigurable Architecture for Image Processor ... |
ICIP
2008
IEEE
15 years 8 months ago
2008
IEEE
Cross-layer optimization aims at improving the performance of network users operating in a time-varying, error-prone wireless environment. However, current solutions often rely on...
115
click to vote
IEEEPACT
2006
IEEE
15 years 8 months ago
2006
IEEE
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
113
click to vote
HPCA
2006
IEEE
16 years 2 months ago
2006
IEEE
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...
128
Voted
ICASSP
2010
IEEE
14 years 12 months ago
2010
IEEE
Multi-dimensional (MD) Discrete Fourier Transform (DFT) is a key kernel algorithm in many signal processing algorithms, including radar data processing and medical imaging. Althou...
125
Voted
USITS
2001
15 years 3 months ago
2001
Ubiquitous access to sophisticated internet services from diverse end devices across heterogeneous networks requires the injection of additional functionality into the network to ...