555 search results - page 68 / 111 » Efficiently Implementing Episodic Memory |
INFOCOM
2012
IEEE
13 years 11 days ago
2012
IEEE
Packet classification is one of the major challenges in designing high-speed routers and firewalls as it involves sophisticated multi-dimensional searching. Ternary Content Address...
105
click to vote
CCGRID
2011
IEEE
14 years 1 months ago
2011
IEEE
– Efficient implementations of the Discrete Fourier Transform (DFT) for GPUs provide good performance with large data sizes, but are not competitive with CPU code for small data ...
101
click to vote
HIPC
2007
Springer
15 years 4 months ago
2007
Springer
: The Cell is a heterogeneous multi-core processor, which has eight co-processors, called SPEs. The SPEs can access a common shared main memory through DMA, and each SPE can direct...
ISCC
2005
IEEE
15 years 3 months ago
2005
IEEE
—A framework for designing a family of novel fast CRC generation algorithms is presented. Our algorithms can ideally read arbitrarily large amounts of data at a time, while optim...
VLSISP
2008
14 years 9 months ago
2008
Digital signal processing (DSP) applications involve processing long streams of input data. It is important to take into account this form of processing when implementing embedded ...