1042 search results - page 79 / 209 » Embedded Systems Design: Optimization Challenges |
132
Voted
HPCA
1996
IEEE
15 years 7 months ago
1996
IEEE
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded process...
150
Voted
CASES
2005
ACM
15 years 5 months ago
2005
ACM
Instruction set customization accelerates the performance of applications by compressing the length of critical dependence paths and reducing the demands on processor resources. W...
123
click to vote
EMSOFT
2005
Springer
15 years 8 months ago
2005
Springer
One major challenge in System-on-Chip (SoC) design is the definition and design of interfaces between hardware and software. Traditional ASIC designer and software designer model ...
130
click to vote
CODES
2000
IEEE
15 years 7 months ago
2000
IEEE
—Huge new design challenges for system-on-chip (SoC) are the result of decreasing time-to-market coupled with rapidly increasing gate counts and embedded software representing 50...
114
Voted
CASES
2006
ACM
15 years 9 months ago
2006
ACM
Memory size reduction and memory accesses optimization are crucial issues for embedded systems. In the context of affine programs, these two challenges are classically tackled by ...