Sciweavers

114 search results - page 4 / 23
» Energy-efficient FPGA interconnect design
Sort
View
ARC
2008
Springer
99views Hardware» more  ARC 2008»
14 years 11 months ago
Physical Design of FPGA Interconnect to Prevent Information Leakage
Sumanta Chaudhuri, Sylvain Guilley, Philippe Hoogv...
DATE
2007
IEEE
150views Hardware» more  DATE 2007»
15 years 3 months ago
Assessing carbon nanotube bundle interconnect for future FPGA architectures
Field Programmable Gate Arrays (FPGAs) are important hardware platforms in various applications due to increasing design complexity and mask costs. However, as CMOS process techno...
Soumya Eachempati, Arthur Nieuwoudt, Aman Gayasen,...
FPGA
2005
ACM
122views FPGA» more  FPGA 2005»
15 years 3 months ago
Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmability
Vdd-programmable FPGAs have been proposed recently to reduce FPGA power, where Vdd levels can be customized for different circuit elements and unused circuit elements can be powe...
Yan Lin, Fei Li, Lei He
FPGA
2005
ACM
156views FPGA» more  FPGA 2005»
15 years 3 months ago
Design of programmable interconnect for sublithographic programmable logic arrays
Sublithographic Programmable Logic Arrays can be interconnected and restored using nanoscale wires. Building on a hybrid of bottom-up assembly techniques supported by conventional...
André DeHon
69
Voted
FPGA
2009
ACM
150views FPGA» more  FPGA 2009»
15 years 4 months ago
Bus mastering PCI express in an FPGA
This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA. While the theoretical peak performance of PCI Express is quite high, attaining...
Ray Bittner