381 search results - page 50 / 77 » Error-Correcting Codes in Steganography |
132
click to vote
ISCA
2010
IEEE
15 years 6 months ago
2010
IEEE
Technology advancements have enabled the integration of large on-die embedded DRAM (eDRAM) caches. eDRAM is significantly denser than traditional SRAMs, but must be periodically r...
146
click to vote
TON
2012
13 years 4 months ago
2012
Abstract—Wireless networks (including wireless mesh networks) provide opportunities for using multiple paths. Multihoming of hosts, possibly using different technologies and prov...
100
click to vote
ICMCS
2006
IEEE
15 years 8 months ago
2006
IEEE
We present an unequal iterative decoding (UID) approach for minimization of the receiver power consumption subject to a given quality of service, by exploiting data partitioning a...
ISCA
2009
IEEE
15 years 8 months ago
2009
IEEE
This paper presents a novel technique, Memory Mapped ECC, which reduces the cost of providing error correction for SRAM caches. It is important to limit such overheads as processo...
211
click to vote
ISCA
2011
IEEE
14 years 5 months ago
2011
IEEE
Due to shrinking feature sizes processors are becoming more vulnerable to soft errors. Write-back caches are particularly vulnerable since they hold dirty data that do not exist i...